Product Specification

103.125Gb/s SR4 QSFP28 850nm 100m
Optical Transceiver

P/N: EDR-Q28-SR4

Features

- Hot Pluggable QSFP28 form factor
- Operating data rate 103.125Gbps
- Single +3.3V power supply
- Single MPO-12 UPC connector
- Max power dissipation <2.5W
- Maximum link length of 70m on OM3
- Maximum link length of 100m on OM4
- 4 channel 850nm VCSEL laser
- 4 channel PIN receivers
- Built-in digital diagnostic function
- Commercial temperature range 0°C to 70°C

Compliance

- QSFP28 MSA
- Compliant with QSFP Electrical MSA SFF-8636
- Compliant with QSFP Mechanical MSA SFF-8665
- IEEE 802.3bm
- RoHS

Applications

- Supports 100Gb InfiniBand EDR Systems
- EDR Infiniband Network
- Router with QSFP28 Ports
- Server or Network Adapter Card
- Optical Transmission System
- Other devices with QSFP28 Ports

Description

The EDR-Q28-SR4 is a high-performance InfiniBand EDR 100G optical transceiver designed for ultra-low-latency interconnects in HPC, AI/ML training clusters, and hyperscale data centers. Leveraging QSFP28 encapsulation and 4×25Gb/s NRZ modulation, it delivers 100Gb/s bandwidth over OM3/OM4 multimode fiber with a reach of 70m (OM3) or 100m (OM4). Compatible with NVIDIA MMA1B00-E100 specifications, this module integrates 850nm VCSEL arrays and PIN photodetectors, ensuring <3ns latency and <3.5W power consumption for energy-efficient EDR InfiniBand fabric deployments. Its MPO-12 interface supports 1:1 or breakout connectivity, enabling flexible spine-leaf topologies and backward compatibility with QDR/FDR systems.

Optimized for NVIDIA Mellanox Quantum switches, the EDR-Q28-SR4 features robust EMI shielding and hot-swappable design, compliant with SFF-8436 and InfiniBand EDR standards. It enables lossless 100Gb/s throughput for MPI-intensive workloads while reducing cabling complexity by 40% compared to copper alternatives. With built-in DDM/DOM for real-time diagnostics and RoHS-6 certification, this module delivers reliable performance in GPU-accelerated compute environments and storage networks requiring deterministic sub-5μs latency.

Product performance Specifications

1. Basic Product Characteristics

Parameter	Min	Typ.	Max	Unit
Absolute Maximum Ratings				
Supply voltage	-0.3	-	3.465	V
Data input voltage	-0.3	-	3.465	V
Control input voltage	-0.3	-	4	V
Damage Threshold, per optical lane	3.4	-	-	dBM
Storage temperature	-40	-	85	°C
Operational Specifications				
Supply voltage	3.135	3.3	3.465	V
Power consumption (no retiming)	-	1.5	1.8	W
Power consumption (retiming on all lanes)	-	2.2	2.5	W
Supply noise tolerance (10 Hz – 10 MHz)	66	-	-	mVpp
Operating case temperature	0	-	70	°C
Operating relative humidity	5	-	85	%

2. Product Optical and Electrical Characteristics

Parameter	Min	Typ.	Max	Unit
Differential input return loss	Per IB requirements			dB
Differential output return loss				
Common mode output return loss				
J2	-	-	J2	
J9	-	-	J9	
Output transition time	10	-	-	ps
Transmitter				
Signaling Speed (with retiming)	25.78025	25.78125	25.78225	GBd
Signaling Speed (without retiming)	0.300	-	25.78125	GBd
Center Wavelength	840	850	860	nm
Average Launch Power	-8.4	-	2.4	dBm
Transmit OMA	-6.4	-	3	dBm
Extinction Ratio	2	-	-	dB
Transmitter and Dispersion Eye Closure	-	-	4.3	dB
Average Launch power at Tx Squelch			-30	dBm
Eye Crossing	45	-	55	%
Optical return loss tolerance	-	-	12	dB
Transmitter eye mask definition {X1, X2, X3, Y1,Y2,Y3} Hit ratio 1.5 x 10-3 hits per sample	{0.3, 0.38, 0.45, 0.35, 0.41, 0.5}			
Reach on OM3 multi-mode fiber	70	-	-	m
Reach on OM4 multi-mode fiber	100	-	-	m
Receiver				
Signaling Speed (with retiming)	25.78025	25.78125	25.78225	GBd
Signaling Speed (without retiming)	0.300	-	25.78125	GBd
Center Wavelength	840	850	860	nm
Damage Threshold (see note 1)	3.4	-	-	dBm
Receiver Reflectance	-	-	-12	dB
LOS De-Assert	-	-	-12	dBm

LOS Assert	-30	-	-	dBm
LOS Hysteresis	0.5	-	-	dB
Unstressed Receiver Sensitivity (OMA) at BER 1E-12(see note 2)	-	-	-6	dBm
Stressed Receiver Sensitivity (OMA), each lane (seenote 3)	-	-	-5.2	dBm
Conditions for Stressed Receiver Sensitivity (see note4)	See below			
Test Conditions				
Stressed eye closure (SEC), lane under test	4.3			dB
Stressed eye J2 Jitter, lane under test	0.39			UI
Stressed eye J4 Jitter, lane under test (max)	0.53			UI
OMA of each aggressor lane	3			dBm
Stressed receiver eye mask definition {X1, X2, X3, Y1,Y2, Y3} Hit ratio 5 x 10-5 hits per sample	{0.28, 0.5, 0.5, 0.33, 0.33, 0.4}			

Note1: The receiver may not operate correctly at this input power level.

Note2: All Tx channels on and all Rx channels on with AOP 3dB greater than the tested channel. Injected optical eye must comply with the transmitter eye mask definition.

Note3: Measured with conformance test signal at TP3 (ref. IEEE 802.3 100GBASE-SR4) for BER < 5E-5.

Note4: The test conditions are for measuring stressed receiver sensitivity only – not characteristics of the receiver.

Recommended Host Board Power Supply Circuit



Figure 1: Recommended Host Board Power Supply Circuit

Recommended Interface Circuit



Figure2: Recommended Interface Circuit

Optical Interface



Figure3: Optical Lane Sequence

Pin-out Definition



Figure4: Pin view

Pin Function Definitions

Pin	Logic	Symbol	Description	Note
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3
7		GND	Ground	1
8	LVTTL-I	ModSelL	Module Select	4
9	LVTTL-I	ReSelL	Module Select	4
10		Vcc Rx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-wire serial interface clock	4
12	LVCMOS-I/O	SDA	2-wire serial interface data	4
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3

15	CML-O	Rx3n	Receiver Inverted Data Output	3
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3
18	CML-O	Rx1n	Receiver Inverted Data Output	3
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3
25	CML-O	Rx4p	Receiver Non-Inverted Data Output Ground	3
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	4
28	LVTTL-O	IntL	Interrupt	4
29		Vcc Tx	+3.3V Power supply transmitter	2
30		Vcc1	+3.3V Power supply	2
31	LVTTL-I	LPMode	Low Power Mode	4
32		GND	Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3
34	CML-I	Tx3n	Transmitter Inverted Data Input	3
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3
37	CML-I	Tx1n	Transmitter Inverted Data Input	3
38		GND	Ground	1

Note1: GND is the symbol for signal and supply (power) common for the QSFP+ module. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note2: Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Requirements defined for the host side of the Host Edge Card Connector are listed in Table. Recommended host board power supply filtering is shown in Host board power supply circuit. Vcc Rx Vcc1 and Vcc Tx may be internally connected within the QSFP module in any combination. The connector pins are each rated for a maximum current of 500 mA.

Note3: High-speed signal interfaces require differential pairs (e.g. TX1+/TX1-) with tightly matched impedances (typically 100Ω).

Note4: The management and control signals are based on LVTTL level logic and are used for functions such as module selection and reset.

Monitoring Specification



Figure5: Memory map

Memory map Table

Byte	Unit	Name	Description
Lower Page 00h			
0	1	Identifier	Type of transceiver,Page 00h Byte 0 and Page 00h Byte 128 shall contain the same parameter values.
1	1	Status	Revision Compliance
2	1	Status	Status indicators
3-21	19	Interrupt Flags	Consist of interrupt flags for LOS, Tx Fault, warnings and alarms. The non-asserted state shall be 0b.

22	1	Temperature MSB	Internally measured temperature (MSB)
23	1	Temperature LSB	Internally measured temperature (LSB)
24-25	2	Reserved	Reserved
26	1	Supply Voltage MSB	Internally measured supply voltage (MSB)
27	1	Supply Voltage LSB	Internally measured supply voltage (LSB)
28-29	2	Reserved	Reserved
30-33	4	Vendor Specific	Vendor Specific
34	1	Rx1 Power MSB	Internally measured Rx1 input power
35	1	Rx1 Power LSB	
36	1	Rx2 Power MSB	Internally measured Rx2 input power
37	1	Rx2 Power LSB	
38	1	Rx3 Power MSB	Internally measured Rx3 input power
39	1	Rx3 Power LSB	
40	1	Rx4 Power MSB	Internally measured Rx4 input power
41	1	Rx4 Power LSB	
42	1	Tx1 Bias MSB	Internally measured Tx1 bias
43	1	Tx1 Bias LSB	
44	1	Tx2 Bias MSB	Internally measured Tx2 bias
45	1	Tx2 Bias LSB	
46	1	Tx3 Bias MSB	Internally measured Tx3 bias
47	1	Tx3 Bias LSB	
48	1	Tx4 Bias MSB	Internally measured Tx4 bias
49	1	Tx4 Bias LSB	
50	1	Tx1 Power MSB	Internally measured Tx1 Power
51	1	Tx1 Power LSB	
52	1	Tx2 Power MSB	Internally measured Tx2 Power
53	1	Tx2 Power LSB	
54	1	Tx3 Power MSB	Internally measured Tx3 Power
55	1	Tx3 Power LSB	
56	1	Tx4 Power MSB	Internally measured Tx4 Power
57	1	Tx4 Power LSB	
58-65	8	Reserved	Reserved channel monitor set 4
66-73	8	Reserved	Reserved channel monitor set 5
74-81	8	Vendor Specific	Vendor Specific
82-85	4	Reserved	Reserved
86-99	14	Control	Control
100-106	7	Free Side Device and Channel Masks	Free Side Device and Channel Masks
107-110	4	Free Side Device Properties	Free Side Device Properties
111-112	2	Assigned for use by PCI Express	Used for: - The PCI Express External Cable Specification

			- The PCI Express OCuLink Specification
113-117	4	Free Side Device Properties	Free Side Device Properties
118	1	Reserved	Reserved
119-122	4	Password Change Entry Area	Password Change Entry Area
123-126	4	Password Entry Area	Password Entry Area
127	1	Page Select Byte	Page Select Byte
Upper Page 00h			
128	1	Identifier	Identifier Type of free side device.(See SFF-8024 Transceiver Management)
129	1	Ext. Identifier	Extended Identifier of free side device. Includes power classes, CLEI codes, CDR capability.
130	1	Connector Type	Code for media connector type. (See SFF-8024 Transceiver Management)
131-138	8	Specification Compliance	Code for electronic or optical compatibility.
139	1	Encoding	Code for serial encoding algorithm. (See SFF-8024 Transceiver Management)
140	1	Signaling rate, nominal	Nominal signaling rate, units of 100 MBd. For rate > 25.4 GBd, set this to FFh and use Byte 222.
141	1	Extended Rate Select Compliance	Tags for extended rate select compliance.
142	1	Length (SMF)	Link length supported at the signaling rate in byte 140 or page 00h byte 222, for SMF fiber in km *. A value of 1 shall be used for reaches from 0 to 1 km.
143	1	Length (OM3 50 um)	Link length supported at the signaling rate in byte 140 or page 00h byte 222, for EBW 50/125 um fiber (OM3), units of 2 m *
144	1	Length (OM2 50 um)	Link length supported at the signaling rate in byte 140 or page 00h byte 222, for 50/125 um fiber (OM2), units of 1 m *
145	1	Length (OM1 62.5 um) or Copper Cable Attenuation	Link length supported at the signaling rate in byte 140 or page 00h byte 222, for 62.5/125 um fiber (OM1), units of 1 m *, or copper cable attenuation in dB at 25.78 GHz.
146	1	Length (passive copper or active cable or OM4 50 um)	Length of passive or active cable assembly (units of 1 m) or link length supported at the signaling rate in byte 140 or page 00h byte 222, for OM4 50/125 um fiber (units of 2 m) as indicated by Byte 147. See 6.3.12.
147	1	Device technology	Device technology
148-163	16	Vendor name	Free side device vendor name (ASCII)
164	1	Extended Module	Extended Module codes for InfiniBand.
165-167	3	Vendor OUI	Free side device vendor IEEE company ID.
168-183	16	Vendor PN	Part number provided by free side device vendor(ASCII)
184-185	2	Vendor rev	Revision level for part number provided by the vendor(ASCII)
186-187	2	Wavelength or Copper Cable Attenuation	Nominal laser wavelength (wavelength=value/20 in nm) or copper cable attenuation in dB at 2.5 GHz (Byte 186) and 5.0 GHz (Byte 187)

188-189	2	Wavelength tolerance or Copper Cable Attenuation	The range of laser wavelength (+/- value) from nominal wavelength. (wavelength Tol. =value/200 in nm) or copper cable attenuation in dB at 7.0 GHz (Byte 188) and 12.9 GHz (Byte 189)
190	1	Max case temp	Maximum case temperature
191	1	CC_BASE	Check code for base ID fields (Bytes 128-190)
192	1	Link codes	Extended Specification Compliance Codes (See SFF-8024)
193-195	3	Options	Optional features implemented.
196-211	16	Vendor SN	Serial number provided by vendor.(ASCII)
212-219	8	Date Code	Vendor's manufacturing date code.
220	1	Diagnostic Monitoring Type	Indicates which type of diagnostic monitoring is implemented (if any) in the free side device. Bit 1,0 Reserved.
221	1	Enhanced Options	Indicates which optional enhanced features are implemented in the free side device.
222	1	CC_EXT	Check code for the Extended ID Fields (Bytes 192-222)
224-255	32	Vendor Specific	Vendor Specific EEPROM
Page 02h (Optional)			
128-255	128	User EEPROM Data	
Page 03h (Optional)			
128-129	2	Temp High Alarm	MSB at lower byte address
130-131	2	Temp Low Alarm	MSB at lower byte address
132-133	2	Temp High Warning	MSB at lower byte address
134-135	2	Temp Low Warning	MSB at lower byte address
136-143	8	Reserved	Reserved
144-145	2	Vcc High Alarm	MSB at lower byte address
146-147	2	Vcc Low Alarm	MSB at lower byte address
148-149	2	Vcc High Warning	MSB at lower byte address
150-151	2	Vcc Low Warning	MSB at lower byte address
152-159	8	Reserved	Reserved
160-175	16	Vendor Specific	Vendor Specific
176-177	2	Rx Power High Alarm	MSB at lower byte address
178-179	2	Rx Power Low Alarm	MSB at lower byte address
180-181	2	Rx Power High Warning	MSB at lower byte address
182-183	2	Rx Power Low Warning	MSB at lower byte address
184-185	2	Tx Bias High Alarm	MSB at lower byte address
186-187	2	Tx Bias Low Alarm	MSB at lower byte address
188-189	2	Tx Bias High Warning	MSB at lower byte address
190-191	2	Tx Bias Low Warning	MSB at lower byte address
192-193	2	Tx Power High Alarm	MSB at lower byte address
194-195	2	Tx Power Low Alarm	MSB at lower byte address
196-197	2	Tx Power High Warning	MSB at lower byte address
198-199	2	Tx Power Low Warning	MSB at lower byte address
200-207	8	Reserved	Reserved thresholds for channel parameter set 4

208-215	8	Reserved	Reserved thresholds for channel parameter set 5
216-223	8	Vendor Specific	Vendor Specific
224	1	Tx EQ & Rx Emphasis Magnitude ID	Tx EQ & Rx Emphasis Magnitude ID
225	1	Rx output amplitude support indicators	Rx output amplitude support indicators
226-229	4	Control options advertising	Control options advertising
230-241	12	Optional Channel Controls	Optional Channel Controls
242-247	6	Channel Monitor Masks	Channel Monitor Masks
248-249	2	Reserved	Reserved channel monitor masks set 4
250-251	2	Reserved	Reserved channel monitor masks set 5
252-255	4	Reserved	Reserved

Mechanical Dimension



Test Center

1. Performance Testing

Every fiber optic transceiver is thoroughly tested by the LSOLINK Assurance Program, which is equipped with the world's most advanced analytical equipment to ensure that our transceivers meet the industry's international public protocol standards while still functioning flawlessly in your facility.



Optical Spectrum Inspection

Using the industry's leading optical spectrum analyser to check in real time that the parameters of the optical transceiver's laser comply with industry standards.

- **Peak:** Peak wavelength and peak level
- **2nd Peak:** Side-mode wavelength and level
- **Mean WI:** Center wavelength
- **Total Power:** Total power of spectrum
- **SMSR:** Side-Mode Suppression Ratio



Optical Signal Quality Inspection

Using highly efficient sampling oscilloscopes and BERT testers, equipped with an automated test platform to accurately test the signal quality of the transceiver, test records are kept for up to 5 years to ensure the traceability of each transceiver.

- **Eye Mask Margin(NRZ)**
- **TDECQ(PAM4):**transmitter dispersion eye closure
- **OMA:** Optical modulation amplitude
- **BER:** Bit error rate
- **ER:** Extinction Ratio

Flow Pressure Test

Using multi-protocol network traffic analyser with various brands of switches to test the transceiver's ability to transmit at full speed.

- **Bandwidth:** Actual transceiver bandwidth on the port
- **Packet Loss**
- **Packet Errors:**CRC Errors/PCS Errors/Symbol Errors
- **LinkDown Counts**
- **latency**

Aboveis part of our test bed network equipment. For more information, Please click download for optical transceiver performance test report.

2. Quality Control

We adopt advanced quality management solutions. Each transceiver is self-inspected, including:20x microscope inspection, 200x microscope inspection, and QC process inspection.

visual inspection

Microscopic inspection: 20X

Microscopic inspection: 200X

Reliability Verification

Optical endface inspection

OQC Inspection

Order Information

Part Number	Description
NDR-OSFP-SR4	400GBASE-SR4 OSFP NDR PAM4 850nm 50m DOM MTP/MPO-12 APC MMF Transceiver Module，Flat Top
NDR-OSFP-DR4	400GBASE-DR4 OSFP NDR PAM4 1310nm 100m DOM MTP/MPO-12 APC SMF Transceiver Module，Flat Top
NDR-OSFP-2SR4	800GBASE-2xSR4 OSFP NDR PAM4 850nm 50m DOM Dual MTP/MPO-12 APC MMF Transceiver Module，Finned Top
NDR-OSFP-2SR4-R	800GBASE-2xSR4 OSFP NDR PAM4 850nm 50m DOM Dual MTP/MPO-12 APC MMF Transceiver Module，Flat Top
NDR-OSFP-2DR4	800GBASE-2xDR4 OSFP NDR PAM4 1310nm 100m DOM Dual MTP/MPO-12 APC SMF Transceiver Module，Finned Top
NDR-OSFP-2DR4+	800GBASE-2xDR4 OSFP NDR PAM4 1310nm 500m DOM Dual MTP/MPO-12 APC SMF Transceiver Module，Finned Top
NDR-OSFP-2FR4	800GBASE-2xFR4 OSFP NDR PAM4 1310nm 2km DOM Dual LC SMF Transceiver Module，Finned Top
NDR-Q112-SR4	400GBASE-SR4 QSFP112 NDR PAM4 850nm 50m DOM MTP/MPO-12 APC MMF Transceiver Module
NDR-Q112-DR4	400GBASE-DR4 QSFP112 NDR PAM4 1310nm 100m DOM MTP/MPO-12 APC SMF Transceiver Module
HDR-Q56-SR4	200GBASE-SR4 QSFP56 HDR 850nm 100m DOM MTP/MPO-12 UPC MMF Transceiver Module
HDR-Q56-FR4	200GBASE-FR4 QSFP56 HDR 1310nm 2km DOM LC SMF Transceiver Module
EDR-Q28-SR4	100GBASE-SR4 QSFP28 EDR 850nm 100m DOM MTP/MPO-12 UPC MMF Transceiver Module
EDR-Q28-CWDM4	100GBASE-CWDM4 QSFP28 EDR 1310nm 2km DOM LC SMF Transceiver Module

Further Information

LSOLINK | Lighting the Path to Global Links

Web | www.lsolink.com

Email | For Sales@lsolink.com

Disclaimer

1. We are committed to continuous product improvement and feature upgrades, and the contents con t ained in this manual are subject to change without notice.
2. Nothing herein should be construed as constituting an additional warranty.
3. LSOLINK assumes no responsibility for the use or reliability of equipment or software not provided by LSOLINK.